



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Deosaran et al.

Appl. No. 10/083,143

Filed: February 27, 2002

For: System and Method for Register

Renaming

Confirmation No. 8059

Art Unit: 2172

Examiner: To Be Assigned

Atty. Docket: SP088.C6

Information Disclosure Statement

Commissioner for Patents Washington, D.C. 20231

Sir:

RECEIVED

JUL 0 8 2002

Technology Center 2100

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Applicants have listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicants reserve the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may not be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent

application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicants have checked the appropriate boxes below.

- 1. This Information Disclosure Statement is being filed before the mailing date of
 a first Office Action on the merits. No statement or fee is required.
- □ 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final Rejection, or Notice of Allowance, or an action that otherwise closes prosecution in the application.
 - □ a. I hereby state that each item of information contained in this Information

 Disclosure Statement was first cited in any communication from
 a foreign patent office in a counterpart foreign application not
 more than three months prior to the filing of this Information

 Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
 - □ b. I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
 - □ c. Attached is our Check No. _____ in the amount of \$ ____ in payment of the fee under 37 C.F.R. § 1.17(p).
- □ 3. This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Enclosed find our Check No. ______ in the amount of \$ ______ in payment of the fee under 37 C.F.R. § 1.17(p); in addition:

- □ a. I hereby state that each item of information contained in this Information

 Disclosure Statement was cited in a communication from a

 foreign patent office in a counterpart foreign application not more
 than three months prior to the filing of this Information Disclosure

 Statement. 37 C.F.R. § 1.97(e)(1).
- □ b. I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
- □ 4. The document(s) was/were cited in a search report by a foreign patent office in a counterpart foreign application. Submission of an English language version of the search report that indicates the degree of relevance found by the foreign office is provided in satisfaction of the requirement for a concise explanation of relevance. 1138 OG 37, 38.
- □ 5. A concise explanation of the relevance of the non-English language document(s) appears below:
- □ 6. Copies of the documents were cited by or submitted to the Office in an IDS that complies with 37 C.F.R. § 1.98(a)-(c) in Application No. _______, filed ______, which is relied upon for an earlier filing date under 35 U.S.C. § 120. Thus, copies of these documents are not attached. 37 C.F.R. § 1.98(d).

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO-1449, and indicate in the official file wrapper of this patent application that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Thomas C. Fiala Attorney for Applicants Registration No. 43,610

Date:

1100 New York Avenue, N.W.

Suite 600

Washington, D.C. 20005-3934

(202) 371-2600

SKGF_DC1:15739.1

FORM PTO-1449

JUL 0 2 2002

INFORMATION DISCLOSURE STATEMENT

TRADEMINA

ATTY. DOCKET NO. SP088.C6

APPLICATION NO. 10/083,143

APPLICANT

Deosaran et al. FILING DATE February 27, 2002

GROUP 2172

EXAMINER		T		ſ	0.0.1	 	IT DOCUMENTS			
INITIAL			CUMENT MBER	DATI	E	NAM	E	CLASS	SUB- CLASS	FILING DATE
	AA1_	4,62	6,989	12/19	986	Torii		364	200	
	AB1	4,67	5,806	06/19	987	Uchi	da DECEIVED	364	200	
	AC1	4,72	2,049	01/19	988	Lahti	NECEIVED	364	200	
	AD1	4,80	7,115	02/19	989	Torn	9 1111 0 8 2002	364	200	
	AE1	4,90	1,233	02/19	990	Lipta	y	364	200	
	AF1	4,90	3,196	02/19	990	Pom	Technology Center 21) (364	200	
	AG1		2,525	07/19	990		tani <i>et al.</i>	364	200	
,,,,,,	AH1	4.99	2,938	02/19	991	Cocke et al.		364	200	
	Al1		7,069	11/19	991			395	375	
	1	10,00	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				ENT DOCUMENTS		1	-
EXAMINER INITIAL		DOC	CUMENT NUM	BER	DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATION
	AJ1			11/1988.		PCT	G11C	8/00	N/A	
	AK1	<u> </u>			12/1991		PCT	G06F	9/45	N/A
	AL1	0 37	8 195 A2 & A3		07/1990		EP .	G06F	5/06	N/A
	AM1	0 51	5 166 A1		11/1992		EP	G06F	9/38	N/A
	_ 		OTH	ER (In	cluding Aut	hor, T	itle, Date, Pertinent Pages, e	tc.)		
	l l									
	AN	1	Acosta, R. D. Processors,"	et al., IEEE	"An Instruct Transactions	tion Iss S On C	suing Approach to Enhancing F computers, IEEE, Vol. C-35, No	Performance i b. 9, pp. 815-l	in Multiple Fu 328 (Septeml	nnctional Unit per 1986).
	AN	1	Processors,"	IEEE	Transactions	s On C	suing Approach to Enhancing F computers, IEEE, Vol. C-35, No formance Reduced Instruction	. 9, pp. 815-{	328 (Septemi	oer 1986).
			Agerwala, T. pp. 1-61 (Mar	and Coch 31,	ocke, J., "Hightonsonsonsonsonsonsonsonsonsonsonsonsonso	gh Per	formance Reduced Instruction relining: A New Loop Paralleliza	Set Process	328 (Septeml	search Division,
	AO	1	Agerwala, T. pp. 1-61 (Mar Aiken, A. and ESOP, Spring	and Coch 31, Nicolager-Ve	ocke, J., "Hightonian 1987). au, A., "Perferlag, pp. 221	gh Per ect Pip	formance Reduced Instruction relining: A New Loop Paralleliza	Set Process	ors," IBM Res	search Division,
	AO	1	Agerwala, T. pp. 1-61 (Mar Aiken, A. and ESOP, Spring Charlesworth 164 Family," Colwell, R.P.	A.E., Compo	ocke, J., "Highton 1987). au, A., "Perferlag, pp. 221 "An Approacter, IEEE, V	gh Per ect Pip -235 (formance Reduced Instruction relining: A New Loop Paralleliza 1988).	Set Process ation Techniq	ors," IBM Res	search Division, dings of the 1988 he AP-120B/FPS-
EXAMINER	AO AP	1 1	Agerwala, T. pp. 1-61 (Mar Aiken, A. and ESOP, Spring Charlesworth 164 Family," Colwell, R.P. Conference of	A.E., Compo	ocke, J., "Highton 1987). au, A., "Perferlag, pp. 221 "An Approacter, IEEE, V	gh Per ect Pip -235 (formance Reduced Instruction relining: A New Loop Paralleliza 1988). Scientific Array Processing: The pp. 18-27 (September 1981). The programming Languages and programming La	Set Process ation Techniq	ors," IBM Res	search Division, dings of the 1988 he AP-120B/FPS-

FORM PTO-1449

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

JUL 1 7 7002

APPLICATION NO. 10/083,143

APPLICANT Deosaran et al.

FILING DATE
February 27, 2002

2172

.	8					F	ebruary 27, 2002	2172			
Te.	· 45				U.S. P	ATEN	T DOCUMENTS				
EXAMINE ADE			CUMENT MBER	DATE	≣ .	NAM	E	CLASS	SUB- CLASS	FILING DATE	
	AA2	5,07	2,364	12/19	91	Jardi	ne <i>et al.</i>	395	375		
	AB2	5,10	9,495	04/19	92	Fite 6	et al.DECEN/E	395	375		
	AC2	5,14	2,633	08/19	92	Murr		395	375		
	AD2	5,16	7,026	11/19	92	Murr	ay et al. III 0 8 2002	395	375		
	AE2	5,21	4,763	05/19	93	Bland	er et al.	395	375		
	AF2	5,22	2,244	06/19	93	Carb	ine Feennology Center	2100 ⁵	800		
	AG2	5,22	6,126	07/19			arland et al.	395	375		
	AH2	5,23	0,068	07/19	993 Van		Dyke <i>et al.</i>	395	375		
	Al2	5,25	1,306	10/19	993 Tra			395	375		
				FOREIGI	N PAT	ENT DOCUMENTS					
EXAMINER NITIAL	DOCUMENT NUMBER AJ2 0 533 337 A1		BER	ER DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATION		
	AJ2				03/1993		EP .	G06F	9/38	N/	
	AK2										
	AM2										
	<u> </u>	_	OTH	FR (In	cluding Aut	hor T	itle, Date, Pertinent Pages,	etc.)	_ <u> </u>		
			T		orading real		ino, Dato, i ortinolit i agoo,	<u> </u>			
	AN	<u>2</u>	Dwyer, H, A i (August 1991		e, Out-of-Ord	der Ins	truction Issuing System for S	Superscalar Pr	rocessors, UN	11, pp. 1-249	
	AO	<u>2</u>	Foster, C.C. a	and Ris	seman, E.M. omputers, IE	., "Pero EE, pr	colation of Code to Enhance , 1411-1415 (December 197	Parallel Dispa 1).	tching and Ex	ecution," <i>IEEE</i>	
	АР	2	Goodman, J.	R. and on Supe	Hsu, W., "C ercomputing	ode S , ACM	cheduling and Register Alloc , pp. 442-452 (1988).	ation in Large	Basic Blocks	," International	
	AQ	<u>2</u>					mizing Delayed Branches," <i>F</i> (October 5-7, 1982).	Proceedings of	the 5th Annu	al Workshop on	
	AR	<u>2</u>	Groves, R.D. IEEE Internal (October 198	ional C	ehler, R., "A Conference o	"An IBM Second Generation RISC Processor Architecture," <i>Proceedings 1989</i> e on Computer Design: VLSI in Computers and Processors, IEEE, pp. 134-137					
XAMINER	<u> </u>		<u> </u>					DATE CON	SIDERED	·	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

							ATTY. DOCKET NO. SP088.C6		APPLIC 10/083,	ATION NO. 143	
OIP	·6		PTO-1449	A T C 1 41		7	APPLICANT Deosaran <i>et al.</i>				
JUL 0 2	2002 _H	אט אט	CLOSURE ST	AIEIVIL	<u>= IN 1</u>		FILING DATE February 27, 2002		GROUF 2172	•	_
172.	E	 ;			U.S. P		NT DOCUMENTS				
EXAMINEROE INITIAL			CUMENT IBER	DATE		NA	•	CLA	ss	SUB- CLASS	FILING DATE
	AA3		5,384	10/19	993	Sac	chs et al.	395		425	
	AB3		1,071	11/19		Lyo	n	395		425	
	AC3		8,963	01/19	994		tersley FOE CIVE	395 395		400	
	AD3		7,720	05/19	994		mm et el.	395	· · · · · · · · · · · · · · · · · · ·	425	
*	AE3		5,569	09/19		Tra	n uu A 9 2002	395		375	
	AF3		5,457	10/19	994	She	ebanow et al.	395		375	
	AG3		1,684	12/19	994	_	Phato Feehnology Center 2	1884		491	
	AH3	+ -	8,330	03/19			nson	395		575	
	AI3		2,757	08/19	995	McI	Farland <i>et al</i> .	395		375	
					FOREIG	•	TENT DOCUMENTS				<u> </u>
EXAMINER INITIAL		DOC	CUMENT NUM	BER	DATE		COUNTRY	CLA	ss	SUB- CLASS	TRANSLATION
	AJ3						·				
	AK3										
	AL3										
	AM3										
			отн	ER (In	cluding Aut	hor,	Title, Date, Pertinent Pages, e	tc.)			
	AN	<u>3</u>	Horst, R.W. 6	et al., " nationa	Multiple Insti I Symposium	ruction	on Issue in the NonStop Cyclone Computer Architecture, IEEE, pp	Proce . 216-2	ssor," <i>i</i> 226 (19	Proceedings 190).	of the 17th
	AO	<u>3</u>	Hwu, W-M. V	V. and On Co	Patt, Y.N., "(mputers, IEE	Chec E, V	kpoint Repair for High-Peformar ol. C-36, No. 12, pp. 1496-1514	nce Ou (Decei	t-of-Or mber 1	der Executio 987).	n Machines,"
	АР	3	Hwu, W-M. V Generator," <i>F</i> 1988).	V. and Procee	Chang, P.P. dings of the	, "Ex 15th	ploiting Parallel Microprocessor Annual Symposium on Compute	Microa r Archi	rchited itecture	tures with a e, IEEE, pp. 4	Compiler Code 15-53 (June
	AQ	<u>3</u>	Hwu, W-M. a Functionality,	nd Pat " <i>Proc</i>	t, Y.N., "HPS eedings from	Sm, a n ISC	a High Performance Restricted D A-13, IEEE, pp. 297-306 (June 2	eta Flo 2-5, 19	ow Arcl 86).	nitecture Hav	ring Minimal
	AR	<u>3</u>	IBM Journal o	of Res	earch and De	evelo	opment, IBM, Vol. 34, No. 1, pp.	1-70 (J	lanuary	[,] 1990).	
EXAMINER								DATE	CONSI	DERED	
EXAMINER:	nitial if ref	erence	considered, w	hether	or not citation	on is	in conformance with MPEP 609.	Draw	line th	rough citatio	n if not in

						ATTY. DOCKET NO. SP088.C6			APPLICATION NO. 10/083,143				
OIPE	ec.		PTO-1449			Ī	APPLICANT Deosaran et al.						
JUL 0 2 200	7 -4	<u>DN DIS</u>	CLOSURE ST	<u>ATEMI</u>	<u>ENI</u>		FILING DATE February 27, 2002		GROUI 2172	•			
Za,	\$				U.S. F	PATE	ENT DOCUMENTS						
INITIAL			CUMENT MBER	DAT	E	NΑ	ME	CI	LASS	SUB- CLASS	FILING DATE		
	AA4		8,705	09/19	995	Ng	uyen <i>et al</i> .	39	95	375			
	AB4	+	7,156	01/19	996	1	pescu <i>et al.</i>	39	95	375			
	AC4	5,49	7,499	03/19	996	Garg et al.)5	800			
	AD4	5,52	4,225	06/19	996	Kranich			95	403			
	AE4	5,56	0,032	09/19	996	Nguyen e a ECEIVEL			95	800			
	AF4	5,56	1,776	10/19	996	Po	pescu et al.	39	95	375			
	AG4	5,57	4,927	11/19	996	Sc	antlin JUL 0 8 200			800			
	AH4	5,59	0,295	12/19	996	De	osara r et el nology Center	2100	5	393			
	Al4	5,59	2,636	01/19	997	Ро	pescu et al.	2 1436	5	586			
					FOREIGI	N PA	ATENT DOCUMENTS	<u> </u>		·	Τ		
EXAMINER INITIAL		DOC	CUMENT NUM	BER	DATE		COUNTRY	СІ	_ASS	SUB- CLASS	TRANSLATION		
	AJ4						·						
	AK4												
	AL4												
	AM4						•						
			отн	ER (In	cluding Aut	uthor, Title, Date, Pertinent Pages, etc.)							
	AN	<u>4</u>	Johnson, M.	Supers	scalar Micro	proc	essor Design, Prentice-Hall, E	ntire bo	ook subm	itted (1991).			
	AO	4	Johnson, W.	M., Su	ıper-Scalar F	Proc	essor Design, (Dissertation), 1	34 pag	es (1989).			
	АР	<u>4</u>	Machines," P	roceed	dings of the	3rd I	able Instruction-Level Paralleli nternational Conference on Ar ACM, pp. 272-282 (April 1989	chitecti					
	AQ 4 Jouppi, N.P., "Integration and Packaging Plateaus of Processor Performance," International Conference of Computer Design, IEEE, pp. 229-232 (October 1989).												
	AR	4					ibution of Instruction-Level and notes of the computers, IEEE, Vol. 38, N						
EXAMINER					· · ·			DAT	E CONSI	DERED			
EXAMINER: In conformance as	nitial if ref	erence	considered, w	hether	or not citation	on is	in conformance with MPEP 6 t communication to Applicant.	09. Dra	aw line th	rough citatio	n if not in		

						ATTY. DOCKET NO. SP088.C6			APPLICATION NO. 10/083,143			
OIP	· 45/		PTO-1449	A T. T. B 47	- 1	A	PPLICANT eosaran <i>et al.</i>		1 10/000			
JUL 0 2 2		N DIS	CLOSURE STA	. EIVIE	<u>=N1</u>		ILING DATE ebruary 27, 2002		GROUI 2172	P		
1	\$				U.S. P	ATEN	T DOCUMENTS					
INITIAL	A PA		CUMENT MBER	DATE	≣	NAM	IE .		CLASS	SUB- CLASS	FILING DATE	
	AA5	+	6,676	02/19	97	Groo	chowski <i>et al</i> .		395	586		
	AB5	5,61	9,668	04/19	97	Zaid	i		395	376		
	AC5	5,62	5,837	04/19	97	Pope	escu <i>et al.</i>		395	800		
	AD5	5,62	7,983	05/19	97	Popescu et a			205 266	393		
	AE5	5,70	8,841	01/19	98	Pope	escu et ancuel	<u> </u>	256	800		
	AF5	5,73	7,624	04/19			et al.	2002	395	800.23		
	AG5	5,76	8,575	06/19			ariand et ai.	2002	395	569		
	AH5	5,77	8,210	07/19	998 Hen		strom Technology Co	enter 2	190	394		
	AI5	5,79	7,025	08/19	98	Pope	escu <i>et al.</i>	-	395	800		
					FOREIGN	N PAT	ENT DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER DATE					COUNTRY	.	CLASS	SUB- CLASS	TRANSLATION	
)	AJ5			·								
	AK5											
	AL5											
	AM5											
		<u> </u>	ОТН	FR (In	cluding Aut	hor 7	itle, Date, Pertinent Pag	nes etc	`		J	
	AN	<u>5</u>					s," Computing Surveys, A			op. 177-195 (December 1975).	
	AO	<u>5</u>	Lam, M.S., "Ii Vol. 4, pp. 17	nstruct 3-201	ion Scheduli (1990).	ing Fo	r Superscalar Architectur	es," <i>Ann</i>	au. Rev. Co	mput. Sci., A	annual Reviews,	
	АР	<u>5</u>	Lightner, B.D - March 1, 19		fill, G., "The	Metai	low Lightning Chipset", C	Compcon	Spring 91,	IEEE, pp. 13	3-18 (February 25	
:	AQ	<u>5</u>					truction stream/Multiple ir 16th Int. Symp. on Comp					
	AR	<u>5</u>	Patt, Y.N. et a	al., "Cr shop o	itical Issues n Microprogi	Rega rammi	rding HPS, A High Perforr ng, IEEE, pp. 109-116 (D	mance Mecembe	ficroarchite r 3-6, 1985	ecture", <i>Proc</i> e).	eedings of 18 th	
EXAMINER								DA	TE CONS	DERED		
EXAMINER: In conformance ar	itial if refe	erence	considered, w	hether	or not citation	on is in	conformance with MPER	2 609. E	Draw line th	rough citatio	n if not in	

										APPLICATION NO. 10/083,143		
OIPE	40		PTO-1449			7	APPLICANT Deosaran <i>et al.</i>		1			
JUL 0 2 2		N DIS	CLOSURE STA	ATEME	<u>ENT</u>	F	FILING DATE February 27, 2002		GROUI 2172	.		
3.	<u>E</u>)				U.S. P		NT DOCUMENTS					
EXAMPLE PRADE	ART		CUMENT MBER	DATE	≣	NAI	ΛE	С	LASS	SUB- CLASS	FILING DATE	
	AA6	+	9,276	09/19	998	Dec	saran et al.	39	 95	393		
	AB6		2,205	11/19		1	y et al.	39		185.06		
	AC6		2,293	11/19	998	Pop	escu <i>et al</i> .	39	95	800.23		
	AD6	6,13	8,231	10/20	000	Dec	saran <i>et al.</i>	71	12	216		
	AE6	6,27	2,617 B1	08/20	001	Dec	saran et RECEI	VEC	10	23	_	
,	AF6		=					V L L				
	AG6						JUL 0 8	2002				
	AH6						+			ļ		
	Al6						Technology C	enteri21	100			
	T	т			FOREIGI	N PA	TENT DOCUMENTS			1	<u> </u>	
EXAMINER INITIAL		DOC	CUMENT NUM	BER	DATE		COUNTRY	С	LASS	SUB- CLASS	TRANSLATION	
	AJ6											
Ph. (1971)	AK6											
	AL6											
	AM6											
	•		ОТН	ER (In	cluding Aut	hor,	Title, Date, Pertinent Pag	ges, etc.)				
	AN	<u>6</u>	Patt, Y.N. et a Microprogram 108.	al., "HF nming,	PS, A New M Pacific Grov	flicroa /e, C/	orchitecture: Rationale and A, December 3-6, 1985, IE	d Introduct EEE Comp	ion", <i>The</i> outer Soci	18 th Annual No	Workshop on . 653, pp. 103-	
	AO	<u>6</u>	Patterson, D. Publishers, p	A. and p. 257-	Hennessy, -278, 290-31	J.L., 4 and	Computer Architecture: A 1 449 (1990).	Quantitati	ve Approa	ach, Morgan	Kaufmann	
	АР	<u>6</u>	Peleg, A. and and their CIS	Weise C Perf	er, U., "Futui ormance Po	re Tre tentia	ends in Microprocessors: 0 I", IEEE, pp. 263-266 (199	Out-of-Ord 91).	ler Execu	tion, Specula	itive Branching	
	AQ	Pleszkun, A.R. and Sohi, G.S., "The Performance Potential of Multiple Functional Unit Processors," <i>Proceeding of the 15th Annual Symposium on Computer Architecture</i> , IEEE, pp. 37-44 (June 1988).										
	AR	<u>6</u>	Pleszkun, A.R. et al., "WISQ: A Restartable Architecture Using Qu_u_s," Proceedings of the 14th International Symposium on Computer Architecture, ACM, pp. 290-299 (June 1987).									
EXAMINER								DAT	E CONS	DERED	4000	
EXAMINER: Ini	tial if refe	erence	considered, w	hether	or not citation	on is	n conformance with MPE	P 609. Dr	aw line th	rough citatio	n if not in	
							communication to Applica			-		

JUL 0 2 2002 g

ORM PTO-1449

		1 490 7 01 12
ATTY. DOCKET NO. SP088.C6	APPLICATION NO. 10/083,143	· · · · · · · · · · · · · · · · · · ·
APPLICANT Deosaran <i>et al.</i>		
FILING DATE February 27, 2002	GROUP 2172	

					U.S. P	PATENT DOCUMENTS					
EXAMINER INITIAL		DOC	UMENT BER	DATE	■	NAM	E	CLASS	SUB- CLASS	FILING DATE	
	AA7										
	AB7										
	AC7										
	AD7										
	AE7						REC	EIVE			
	AF7						7120		ט		
	AG7							8 2002			
	AH7										
	AI7						Technolog	Center 2	100		
					FOREIGN	PAT	ENT DOCUMENTS		100		
EXAMINER INITIAL		DOC	UMENT NUME	BER	DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATION	
	AJ7	:									
	AK7										
	AL7										
	AM7						·				
			ОТНІ	ER (In	cludina Aut	hor, T	itle, Date, Pertinent Pages, et	c.)			
	AN	<u>7</u>			· · · · · · · · · · · · · · · · · · ·		nitecture", <i>IEEE Micro</i> , IEEE, Vo		p. 10-13 and	l 63-73 (June	
	AO	<u>7</u>	Smith, M.D. e Computer Arc	t al., "l hitecti	Boosting Bey ure, IEEE, pp	ond S	Static Scheduling in a Superscal 354 (May 1990).	ar Processor	," Internation	al Symposium on	
	AP	7	Smith, J.E. ar	nd Ples	szkun, A.R., ernational Sy	"Imple mposi	ementation of Precise Interrupts ium on Computer Architecture, I	in Pipelined EEE, pp. 36-	Processors," 44 (June 198	Proceedings of 5).	
	AQ	<u>7</u>	Smith, M.D. <i>e</i> (April 3-6, 198		Limits on Mu	ltiple I	instruction Issue," Computer Arc	chitecture Ne	ws, ACM, No	o. 2, pp. 290-302	
	AR	7	Sohi, G.S. an Processors," pp. 27-34 (Ju	Confe	rence Procee	, "Inst edings	ruction Issue Logic For High-Pe of the 14 th Annual International	rformance, li Symposium	nterruptable f on Computer	Pipelined r Architecture,	
EXAMINER							I	ATE CONSI	DERED		

February 27, 2002

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

Page 8 of 12 APPLICATION NO. ATTY. DOCKET NO. SP088.C6 10/083,143 **FORM PTO-1449 APPLICANT** Deosaran et al. ON DISCLOSURE STATEMENT **FILING DATE GROUP** 2172 February 27, 2002 **U.S. PATENT DOCUMENTS EXAMINER** CLASS SUB-**FILING DATE** DOCUMENT DATE NAME INITIAL NUMBER CLASS AA8 AB8 AC8 AD8 AE8 AF8 AG8 AH8 AI8 **FOREIGN PATENT DOCUMENTS EXAMINER** INITIAL **DOCUMENT NUMBER** DATE COUNTRY CLASS SUB-TRANSLATION CLASS AJ8 AK8 AL8 8MA OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Thornton, J.E., Design of a Computer: The Control Data 6600, Control Data Corporation, pp. 58-140 (1970). ΑN 8 Tjaden, G.S. and Flynn, M.J., "Detection and Parallel Execution of Independent Instructions," IEEE Trans. On AO 8 Computers, IEEE, Vol. C-19, No. 10, pp. 889-895 (October 1970). Tjaden, G.S and Flynn, M.J. Representation and Detection of Concurrency Using Ordering Matrices, ΑP 8 (Dissertation), UMI, pp. 1-199 (1972). Tjaden et al., "Representation of Concurrency with Ordering Matrices," IEEE Transactions On Computers, IEEE, AQ <u>8</u> Vol. C-22, No. 8, pp. 752-761 (August 1973).

EXAMINER DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal, IBM, Vol. 11, pp.

AR

<u>8</u>

25-33 (January 1967).

JUL 8 2 2002 FORM PTO-1449
INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. SP088.C6	APPLICATION NO. 10/083,143
APPLICANT Deosaran et al.	-
FILING DATE February 27, 2002	GROUP 2172

THAUE	U.S. PATENT DOCUMENTS											
EXAMINER INITIAL			DOCUMENT DATE		Ξ	NAM	E	CLASS	SUB- CLASS	FILING DATE		
	AA9											
	AB9						PE/	<u> </u>				
	AC9						111_(CEIVE	ED			
	AD9							0 0 000				
	AE9						00[0 0 200	2			
	AF9						<u>lechnolo</u>	av Centor	0400			
	AG9	ļ						9 8 200 9 Center	2100			
-	AH9											
	AI9								'			
					FOREIGN	N PAT	ENT DOCUMENTS	٠.		,. <u>.</u>		
EXAMINER INITIAL		DOC	UMENT NUM	BER	DATE		COUNTRY	CLASS	SUB- CLASS	TRANSLATION		
	PJ9											
	AK9											
	AL9			·	-							
	АМ9											
		-	отні	ER (In	cluding Autl	hor, T	itle, Date, Pertinent Pages, et	c.)				
	AN	9	Uht, A.K., "An	Effici	ent Hardware	e Algo	rithm to Extract Concurrency Fr I Conference on System Scienc	om General-	Purpose Cod pp. 41-50 (19	e," <i>Proceedings</i> 86).		
	AO	9	Wedig, R.G., pp. 1-179 (Ju			urrenc	y In Directly Executed Languag	e Instruction	Streams, (Di	ssertation), UMI,		
	АР	9	Weiss, S. and IEEE, Vol. C-	l Smith 33, No	n, J.E., "Instr . 11, pp. 101	uction 3-102	Issue Logic in Pipelined Supero 2 (November 1984).	computers," /	IEEE Trans. o	on Computers,		
	AQ	ΙΦ		utler, M. and Patt, Y.,"An Improved Area-Efficient Register Alias Table for Implementing HPS," University of chigan, Ann Arbor, Michigan, 24 pages (January 23, 1990).								
	AR	9	Butler, M. and Proceedings is	M. and Patt, Y., "An Investigation of the Performance of Various Dynamic Scheduling Techniques," edings from MICRO-25, pp. 1-9 (December 1-4, 1992).								
FXAMINER				-			I n	ATE CONSI	DERED			

· ·		•							,		Page 10 of 1
OIPE	<u>~</u>						TTY. DOCKET NO.		APPLI 10/083	CATION NO.	
		FORM	PTO-1449				P088.C6 PPLICANT		10/003	, 143	
JUL O 2 29	OZ WATIC	ON DIS	CLOSURE ST	ATEM	FNT		eosaran <i>et al</i> .			<u>,</u>	
	. E	NV DIO	OLOGOTIL OT	7 () C. ()	=		ILING DATE		GROU 2172	IP	
& TRADEN	Wat-				11.6		ebruary 27, 2002		12112		
EXAMINER	T	Т		T	0.5.	ATEN	II DOCUMENTS				
INITIAL			UMENT IBER	DAT	E	NAM	ie 	С	LASS	SUB- CLASS	FILING DATE
····	AA10			<u> </u>							
	AB10	+				-				<u> </u>	
	AC10	 	-	 		+-			$-\mathbf{R}$	ECEI	VED
	AD10			-			<u> </u>		• •	-ULI	VLU_
, , , , , , , , , , , , , , , , , , ,	AE10 AF10		.	 		1				JUL 0 8	2002
	AG10	 		†		···-			Took		
	AH10	\dagger		†		 			1001	Hilology Ce	nter 2100
	AI10										
	•			<u>*</u>	FOREIG	N PAT	ENT DOCUMENTS				
EXAMINER INITIAL							COUNTRY	С	LASS	SUB- CLASS	TRANSLATION
	AJ10										
	AK10										
	AL10	<u> </u>			, , , , , , , , , , , , , , , , , , , ,						
	AM10								-		
			ОТН	IER (In	cluding Au	thor, 1	itle, Date, Pertinent P	ages, etc.)			<u> </u>
	AN	<u>10</u>	Butler, M. et Symposium	al., "Si on Con	ngle Instruc	tion St	ream Parallelism Is Gre p, ACM SIGARCH, Vol.	eater than To	wo," <i>The</i> pp. 276-2	<i>18th Annual</i> 86 (May 1991	International).
	AO	<u>10</u>	Gee, J. et al.	, "The	Implementa	ition of	Prolog via VAX 8600 M	licrocode," l	EEE, pp.	. 68-74 (1986).
	AP	<u>10</u>	Hwu, WM. Annual Hawa	et al., ' aii Intei	'An HPS Im rnational Co	plemer nferen	ntation of VAX: Initial Dece on System Sciences	esign and A , pp. 282-29	nalysis," 91 (1986)	Proceedings :	of the Nineteenth
	AQ	<u>10</u>	Hwu, WM. <i>Hawaii Interi</i>	et al., ' nationa	'Design Cho I Conferenc	oices fo	or the HPSm Microproce system Sciences, pp. 330	essor Chip," 0-336 (1987	Proceed	dings of the T	wentieth Annual

DATE CONSIDERED **EXAMINER**

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

Hwu, W.-M. and Patt, Y.N., "HPSm2: A Refined Single-Chip Microengine," HICSS '88, pp. 30-40, 1988.

AR

<u>10</u>

						ATTY. DOCKET NO. SP088.C6			APPLICATION NO. 10/083,143			
OIPE	~		PTO-1449		- 4 1-7-		APPLICANT Deosaran et al.					
JUL 0 2		N DISC	CLOSURE STA	ALEME	<u>=N I</u>		FILING DATE February 27, 2002			ROUF	•	
THE STATE OF THE S	\$				U.S. P	AT	ENT DOCUMENTS					
EXAMINE PRADI	MARK		UMENT	DATE			AME		CLAS	ss	SUB-	FILING DATE
		NUN	IBER	<u> </u>		┝			-		CLASS	
	AA11 AB11	 		<u> </u>		┢			 			
	AC11	 							DE		-1\ / -	· ·
9.1	AD11										EIVE)
	AE11									HI 0	8 2002	
	AF11				···.							
	AG11			ļ				1	echno	ology	Center 2	00
	AH11	-		<u> </u>		_			ļ			
	Al11	<u> </u>		<u></u>	FORFIOI		ATENT DOCUMENTS					
EXAMINER	T	ī			FOREIGI	N P.	ATENT DOCUMENTS		T			
INITIAL		DOC	UMENT NUM	BER	DATE		COUNTRY		CLAS	ss ——	SUB- CLASS	TRANSLATION
	AJ11							•				
	AK11											
	AL11								ļ ·			
	AM11											
			ОТН	ER (In	cluding Aut	hoı	r, Title, Date, Pertinen	t Pages, e	tc.)			-
	AN	<u>11</u>	Kateveris, Ha	ardware	e Support "T	hes	sis," pg. 138-145 (1984)) .				
	AO	<u>11</u>	Melvin, S. an Techniques," 3, pp. 287-29	The 1	8th Annual I	ng i	Fine-Grained Parallelisi rnational Symposium or	m Through n Compute	n a Com er Archit	ibinatio	n of Hardwar ACM SIGAF	re and Software RCH, Vol. 19, No.
	AP	11	Patt, Y. et al Computers,"	., "Exp IEEE,	eriments wit pp. 254-258	h H (19	HPS, A Restricted Data 986).	Flow Micro	parchite	cture fo	or High Perfo	rmance
	AQ	<u>11</u>	Patt, Y.N. et a		un-Time Ger	nera	ation of HPS Microinstru	uctions Fro	om a VA	X Instr	uction Strear	n," IEEE, pp. 75-
	AR	<u>11</u>					erarchical Registers for computing, ACM, pp. 34				onference Pi	roceedings: 1988
EXAMINER									DATE (CONSI	DERED	
EXAMINER: In	itial if refe	erence	considered, w	hether	or not citation	on i	is in conformance with I	MPEP 609	. Draw	line th	rough citation	n if not in
conformance ar	id not coi	nsidere	ed. Include co	py of the	nis form with	ne	xt communication to Ap	plicant.				

Page 12 of 12

							ATTY. DOCKET NO. SP088.C6		APPLICATION NO. 10/083,143			
FORM PTO-1449							APPLICANT Deosaran et al.					
INFORMATION DISCLOSURE STATEMENT						FILING DATE February 27, 2002	GROUP 2172					
U.S. PATENT DOCUMENTS												
EXAMMER INITIAL TRADE	AFRICA	DOCUMENT NUMBER		DATE		NAME			CLASS	SUB- CLASS	FILING DATE	
	AA12	NON	IDEK							CEAGO	<u> </u>	
	AB12									***		
	AC12								RE	CEN		
	AD12								- 11	OLIV	EU	
	AE12	ļ				<u> </u>			<u> </u>	JL 0 8 20	02	
	AF12								Techno	10000		
	AG12 AH12	 							10011110	ogy Cent	er 2100	
	Al12	1										
FOREIGN PATENT DOCUMENTS												
EXAMINER INITIAL		DOC	UMENT NUMI	BER	DATE		COUNTRY		CLASS	SUB- CLASS	TRANSLATION	
	AJ12											
	AK12											
	AL12											
	AM12											
OTHER (Including Author, Title, Date, Pertinent Pages, etc.)												
	AN	<u>12</u>	Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," Symposium on ULSI Circuits Design Digest of Technical Papers, 2 pages (May 1990).									
	AO	<u>12</u>	Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," IEEE Journal of Solid-State Circuits, IEEE, Vol. 27, No. 1, pp. 17-28 (January 1992).									
	АР	<u>12</u>	Wilson, J.E. et al., "On Tuning the Microarchitecture of an HPS Implementation of the VAX," <i>Proceedings o 20th Annual Workshop on Microprogramming</i> , IEEE Computer Society, pp. 162-167 (December 1-4, 1987).								oceedings of the 1-4, 1987).	
	AQ	<u>12</u>										
	AR	<u>12</u>										
EXAMINER								C	DATE CONSIDERED			
EXAMINER: Inition conformance an	tial if ref	rence	considered, w	hether	or not citation	on is	in conformance with MF t communication to Appli	PEP 609. cant.	Draw line th	rough citation	n if not in	